Abstract
Introduction
Embedded cores are being increasingly used in the design of large systems-on-a-chip [6] . In order to reduce cost and time-tomarket, the testing time for a core-based system must be minimized by scheduling tests for the cores, and by designing an appropriate test access architecture. Most of the previous research on core testing at the system level has focussed only on the design of efficient test access architectures [3, 6] . Test scheduling for core-based systems has received much less attention. Given a set of tasks (test sets for the cores), a set of test resources and a test access architecture, test scheduling refers to the problem of determining start times for the tasks such that the total test application time is minimized.
A number of test scenarios are possible for core testing at the system level. The embedded cores may be tested using built-in self test (BIST), external testing, or a combination of both. For external testing, the test buses that are used for test access may be shared among multiple cores. If BIST is used, then a core may either be "BIST-ed", in which case it has dedicated BIST logic, or it may simply be "BIST-ready" without containing BIST pattern generators and response monitors. In the latter case, the system integrator may design BIST logic that is shared by multiple cores. In order to minimize the testing time, the test resources in the system (test buses, BIST logic) should be carefully allocated cores, and the tests for the cores should be optimally scheduled.
Sugihara et al. [5] recently addressed the problem of selecting a test set for each core from a set of test sets provided by the core vendor and scheduling these tests in order to minimize the testing time. Each test set consists of a subset of patterns for BIST and a subset of patterns for external testing. This approach requires the core vendor to provide multiple test sets for each core, with the test sets containing varying proportions of patterns for BIST and external testing. The scheduling problem is formulated as a combinatorial optimization problem and solved heuristically. The authors make two restrictive assumptions (i) every core has its own BIST logic, i.e. the BIST components of the test sets for any two cores can be assigned identical starting times, and (ii) external testing can be carried out for only one core at a time, i.e. there is only one test access bus at the system level.
We formulate a generalized test scheduling problem that includes the problem addressed in [5] as a special case. The main contributions of the paper are summarized below.
We relate the general problem of test scheduling to the NPcomplete open-shop scheduling problem [2] . We relate a special case of the scheduling problem to the problem of open-shop scheduling with two processors, and present a polynomial-time algorithm for it. Even though the scheduling problem is NP-complete, we show that it can be solved exactly for realistic core-based systems using mixed-integer linear programming (MILP). In order to handle larger systems, we present a heuristic "shortest-task-first" algorithm. A generic example of core-based systems that we consider is shown in Figure 1 . For core i, we assume that external test application takes ei cycles and BIST takes bi cycles. Note that in this generic example, Cores 1 and 2 are BIST-ed while Cores 3 and 4 share BIST logic. Also, Core 5 is tested entirely using BIST, while Core 6 is tested entirely using external patterns.
Polynomial-time algorithm
In this section, we consider a special case in which the corebased system has only one external bus and BIST logic is shared by all the cores. The test set for every core includes BIST and external test components. Figure 2 illustrates a system with four cores; the test lengths for BIST and external testing are also shown. For example, Core 1 requires 125 cycles for external testing and 100 cycles for BIST.
We first show that the test scheduling problem is equivalent to open-shop scheduling [2] . In open-shop scheduling, we are given a shop consisting of m processors, a set J of jobs, each job j 2 J consisting of m tasks t1 j ; t 2 j ; : : : ; t m j , and a length lt 0 for each task. A schedule for an m-shop is a set of m processor schedules, one for each processor in the shop. These schedules must be such that no job is processed simultaneouly on more than one processor. The finish time of a schedule is the latest completion time of the individual processor schedules. The objective in open-shop scheduling is to minimize the finish time.
In order to establish equivalence between test scheduling for core-based systems and open-shop scheduling, we view the test sets for the cores as jobs. Each job consists of two tasks, corresponding to the external test and BIST components of the test set, respectively. For the problem instance being considered in this section, m = 2 , i.e. there are two processors in the system, corresponding to the external test bus and the BIST resource, respectively. An optimal schedule, i.e. one with the least finish time, guarantees the shortest testing time for the core-based system. We 0-7803-5832-X /99/$10.00 ©1999 IEEE. can obtain efficient test schedules by exploiting the fact that the 2-shop scheduling problem can be solved efficiently using an On algorithm, where n is the number of jobs (cores) [2] . Figure 3 provides a pseudocode description of this algorithm. The external test schedule is denoted by the list S1, while S2 denotes the schedule for BIST. The symbol "k" is used to denote concatenation. For the core-based system of Figure 2 , optimal schedules for external test and BIST are given by S1: 3124 and S2: 4312, respectively, and the optimum testing time for this system is 825
cycles. An optimal schedule can be derived from S1 and S2.
As another example, we consider a representative core-based system S consisting of six ISCAS benchmarks (cores). These circuits are known to contain random-pattern-resistant faults, hence we use pseudorandom patterns for BIST as well as deterministic patterns (applied externally) for the hard faults. Table 1 presents the test data for each embedded core in this system. We assume that the s5378 circuit contains 4 internal scan chains, while each of the s1196 and s953 circuits contain a single internal scan chain. We also assume without loss of generality that a 32-bit external test bus is used. Finally, we use the parameter test width i = maxfni; m ig, where ni (mi) equals the number of inputs (outputs) for core i.
Let ti be the number of (scan) patterns for core i. For this example, the two schedule lists are S1: 162345 and S2: 516234, respectively. This yields an optimum testing time of 1152180 cycles. Once again, an optimal schedule can be easily derived from S1 and S2.
Test scheduling: General case
While the special case of the scheduling problem discussed in Section 2 can be easily solved using a linear-time algorithm, the general case of m 2 corresponding to more than one BIST resource in the system is NP-complete [2] . In this section, we develop a mixed-integer linear programming (MILP) model to solve the test scheduling problem.
A typical MILP model is described as follows [4] 
li, 1 i; j 2NC 5. ,ti + sij1 0, 1 i; j 2NC 6. ti , sij1 + M ij1 M, 1 i; j 2NC 7. ij1; ij2 = 0 or 1, 1 i; j 2NC. Two test sets are conflicting if they cannot be applied to the system at the same time. Test sets can be conflicting if (i) they share an external test bus, (ii) they are BIST test sets for cores that share a BIST resource, or (ii) they are the external and BIST components of a core's test set. Clearly, there cannot be any overlap between conflicting test sets, and conflicts are reduced if the cores are assigned to multiple test buses.
The optimization problem (P1) that we address is the minimization of system testing time by optimally determining the start times t1; t 2; : : : ; t 2N C for the various test sets. Let xij, 1 i; j 2NC, be a 0-1 variable defined as follows: xij = 1 if the test sets i and j are conflicting, and xij = 0 otherwise. We first formulate the model for P1 in terms of nonlinear constraints, and then linearize it using standard techniques.
Objective: Minimize the cost function C = maxfti +lig subject to: xijti , tj , lj 0 or xijtj , ti , li 0.
The above minmax nonlinear cost function can easily be linearized [4] by minimizing the (real) variable C and adding the constraints C ti + li, 1 i 2NC. To linearize the nonlinear constraints, we introduce 0-1 "indicator" variables ij1 and ij2.
The optimization problem is now restated as:
Objective: Minimize the cost function C subject to:
The constraint 2) above is still nonlinear. We linearize it by replacing ti ij1 by the (real) variable sij1 and tj ij1 by the (real) variable sij2. Similarly, we replace tj ij2 by sij3 and tixij2 by sij4. For each such substitution, we add three additional constraints. For example, for the substitution of ti ij1 by sij1, we add: (i) sij1 , M ij1 0, (ii) ,ti + sij1 0, and (iii) ti , sij1 + M ij1 M, where M = P N C i=1 li is an upper bound on ti. The resulting MILP model is shown in Figure 4 .
We applied the MILP model of Figure 4 to the core-based system described in Table 1 for several test scenarios corresponding to varying amount of on-chip BIST resources. Note that the scheduling complexity does not depend on the sizes of the cores-it depends only on the number of cores in the system, and on the number of resource conflicts.
We assumed that the application of a BIST pattern takes one clock cycle and external test application is ten time slower. We solved the ILP models using a Sun Ultra 10 workstation with a 333 MHz processor and 128 MB memory. We were unable to obtain actual CPU times from lpsolve; however, the user time was less than one minute in each case. The optimum testing time for this system is 1152180 cycles, e.g. see Figure 5 . Since test scheduling is NP-complete, the amount of time required for larger systems may be excessive. In order to handle such systems, we present a shortest-task-first heuristic scheduling algorithm ( Figure 6 ). It initializes the start times of the test sets (tasks) to zero, and then iteratively updates the start times until all test conflicts are eliminated. For m tasks, its worst-case time complexity is Om 3 .
The shortest-task-first algorithm yields a testing time of 1204630 cycles for the system of Table 1 when each core has its dedicated BIST circuit. This is only 4.5% greater than the optimum testing time of 1152810 cycles.
Test scheduling with multiple test sets
In this section, we select test sets for the cores from a set of alternatives, and optimally determine their start times. While Sugihara et al. [5] provide a heuristic solution and make the restrictive assumption that the cores do not share BIST logic, our general MILP model allows sharing of BIST resources among cores and provides an exact solution. Suppose we have Ni alternative test sets for core i in the system. These test sets may contain varying proportion of BIST patterns. We denote the test lengths for the BIST patterns for core i by l2i;1; l 2i;2; : : : l 2i;N i . Similarly, we denote the test lengths for the external patterns for core i by l2i,1;1; l 2i,1;2; : : : ; l 2i,1;N i . If the kth test set is chosen for core i, then it consists of l 2i;k cycles for BIST and l 2i,1;k cycles for external testing.
We use the parameter xij and the variables ti, ij1, and ij2
(1 i; j; 2NC) as defined for P2. In addition, we use a 0-1 indicator variable ik (1 i 2NC; 1 k Ni), which is set to 1 if the kth test set (consisting of BIST and external test patterns) is selected for core i. We now develop the MILP model for the optimization problem P2.
Objective: Minimize C = maxfti + P N i k=1 ik l ik g subject to:
1)
P N i k=1 ik = 1 , 1 i 2NC 2) If i and j refer to the same core (i , j = 1 and i is even), then ik , jk = 0 , 1 k Ni
3)
P N i k=1 ik = 1 , 1 i 2NC 4) xij ij1ti , tj , P N j k=1 jk l j;k + xij ij2tj , ti , P N i k=1 ik l i;k 0 5) ij1; ij2 = 0 or 1, 1 i; j 2NC.
Once again, the minmax nonlinear cost function can easily be linearized [4] by minimizing the (real) variable C and adding the constraints C ti + P N i k=1 ik l i;k , 1 i 2NC. In order to linearize constraint 4) above, we replace the product of 0-1 variables ij1jkby u ij1k and ij2ik by u ij2k , 1 i; j 2NC.
We also need six constraints for each such substitution [4] . The resulting MILP model for P2 shown in Figure 7 .
We applied the MILP model to the example of four 16-bit multiplier cores used in [5] . Figure 8 shows the test lengths and an optimal selection of test sets (highlighted) for these cores; an optimal test schedule requires 188 cycles.
Conclusions
We have presented optimal solutions to the test scheduling problem for core-based systems. We have shown that test scheduling is equivalent to m-processor open-shop scheduling, and is therefore NP-complete. However, it can be solved in polynomial time if all the cores in the system share BIST logic. For the general case, we have presented a mixed integer linear programming (MILP) model for optimal scheduling. We have also extended the Minimize C subject to: MILP model to allow optimal test set selection from a set of alternatives. Finally, we have presented an efficient heuristic scheduling algorithm for handling larger systems.
